GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (OLD) EXAMINATION - WINTER 2018

Subject Code:130902 Date:22/11/2018

Subject Name: Analog And Digital Electronics

Time:10:30 AM TO 01:00 PM Total Marks: 70

Instructions:

Q.5

(a)

logic diagram.

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- **Q.1** (a) Explain block diagram of Op-Amp with function of each block. What are the ideal **07** characteristics of an Op-Amp. Why NAND gate and NOR gate are known as universal gate? Obtain AND, OR and **07 (b)** NOT gate using NAND and NOR gate. **Q.2** Draw functional block diagram of IC 555 & discuss function of each pin. 07 (a) Enlist the applications of 555 timer in a stable and monostable mode. **(b)** 07 OR Explain the working of IC 555 as a bistable multivibrator. **(b)** 07 Explain the working of Op-Amp as differentiator. **Q.3** 07 (a) Explain with the truth table, the working of R-S flip flop. **(b)** 07 Explain inverting and non-inverting amplifier using Op-Amp. 0.3 (a) 07 Explain with the truth table, the working of J-K flip flop. 07 **(b)** What is a Multiplexer? Explain with diagram and truth table the operation of 4:1 07 **Q.4** (a) Multiplexer. With the help of neat circuit diagram explain the working of a two input TTL NAND **07** gate. OR What is Decoder? Draw truth table and logic diagram of 3 to 8 line Decoder. Give 07 **Q.4** (a) difference between Decoder and Demultiplexer. (b) With the help of neat circuit diagram explain the working of a two input CMOS NOR 07 gate. What is the basic difference between synchronous and asynchronous counter? Explain 07 **Q.5** (a) 3-bit asynchronous up counter using T filp-flop. **(b)** Explain the working of Master-Slave J-K flip-flop 07 OR

Give classification of registers. Discuss 4 - bit buffer register using D - flip flop.

Derive full adder with the help of necessary truth table, K-map. Also express in AOI

07

07