Seat No.:

Enrolment No.

## GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (New) EXAMINATION - WINTER 2015

Subject Code:2131004 Date: 18/12/2015

**Subject Name: Digital Electronics** 

Time: 2:30pm to 5:00pm **Total Marks: 70** 

**Instructions:** 

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

## **Q.1 Short Questions** 14 Convert decimal number (43)<sub>10</sub> to binary. 1

- Convert octal number (234)<sub>8</sub> to hexadecimal. 2
- 3 Which gates are also known as controlled NOT gate?
- 4 Bubbled OR is also called \_
- How many selection lines are required in 32X1 MUX? 5
- 6 How many enable lines are there in 3X8 decoder IC 74138?
- 7 Define fan-out.
- 8 Which flip-flop is also known as *ones-catching* flip-flop?
- 9 Which circuit is used to eliminate *chattering*?
- 10 Which latch is also known as *transparent* latch?
- Calculate the number of state flip-flops required to generate 49 states? 11
- 12 Mention two different methods used to delay the state changes sufficiently.
- 13 What do you mean by conditional output?
- 14 What are the advantages of asynchronous state machines?

- Minimize the following Boolean expressions.
  - 1. X = ((A'B'C')' + (A'B)')'
  - 2. Y = AB + ABC' + A'BC + A'BC'
- (c) Implement following logic function using 8X1 MUX.

 $F = \sum m(0, 1, 3, 5, 7, 11, 13, 14, 15)$ 

OR

- Design a full adder using 3X8 decoder followed by gates.
- **Q.3** Draw & explain in brief pin diagram of 7485 four-bit magnitude comparator. (a)
- Using D as the MEV, reduce Y = A'B'C'D' + A'B'CD' + AB'C'D' + AB'C'D + AB'CD + AB'CD' + AB'**(b)** 
  - AB'CD'. Minimize following Boolean function using K-map & design the simplified function (c)
  - using logic gates.

 $F = \sum m(1, 2, 4, 6, 7, 11, 15) + \sum d(0, 3)$ 

- Draw a frequency divider using JK FFs to divide input clock frequency by a factor of 8. 0.3 03
  - Reduce following Boolean function and then realize the reduced one using NOR gate only.

$$X = A (B'+C') (A+D)$$

04

07


**07** 

03

04

07

(c) For the figures 1, 2, & 3, plot the output waveforms referenced to the clock signal or assuming the initial contents of all FFs is Q = 0. Assume all FFs are edge triggered.



- Q.4 (a) Draw a general model for a sequential or state machine. Also list out various types of 03 FSMs.
  - (b) 1. Fill in values for S & R to cause the Q values of the SR FF given in figure 4.





Fig. 4

2. Plot the output waveform for the inputs shown in figure 5, assuming the initial contents of the FF is Q=0.



(c) Design a 3-bit synchronous up counter using K-maps and positive edge-triggered JK **07** FFs.

OR

(a) Draw & explain in brief a high assertion input SR latch. 0.4

03

**(b)** Construct next state table for the state diagram given in figure 6.

04




Fig. 6

- (c) What do you mean by an output glitch problem? Explain any one method to eliminate the glitch from an OFL circuit. Draw suitable waveforms and logic diagrams.
- Draw & explain in brief general architecture of Xilinx FPGA. **Q.5** 
  - Explain critical race problem of an asynchronous state machines with the help of one 04
  - Implement following functions using ROM.

**07** 

03

- $F1 = \sum m(1, 3, 4, 6)$
- $F2 = \sum m(2, 4, 5, 7)$ F3 = \sum m(0, 1, 5, 7)
- $F4 = \sum m(1, 2, 3, 4)$

OR

Q.5 (a) With the help of next state D input maps given in figure 7, construct IFL using MUXs 03 of suitable size and number.

$B^{A}$	0	1	BA	0	1
0	$\bar{\chi}$	0	0	X	0
1	0	θ	1	0	θ
$D_A$			$D_{\mathcal{B}}$		

Fig. 7

- **(b)** Explain *oscillation* problem of an asynchronous state machines with the help of one **04** example.
- (c) Compare TTL, ECL, & CMOS logic families.

**07** 

\*\*\*\*\*