Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (OLD) - EXAMINATION - SUMMER 2017

Subject Code: 130701 Date: 31/05/2017

Subject Name: Digital Logic Design

Time: 10:30 AM to 01:00 PM Total Marks: 70

Instructions:

1. Attempt all questions.

- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Q.1	(a) (b)	Convert 4BAC ₁₆ =() ₈ =() ₄ =() ₂ =() ₁₀ . Show all steps of conversion. Design a circuit for binary to gray conversion. Give Example.	07 07
Q.2	(a) (b)	Design a full adder circuit using two half adders and gates. Describe the block diagram of a Decoder circuit. Implement a 3 to 8 decoder circuit.	07 07
		OR Use Tabulation method & solve $\sum m (0,2,6,8) + d(12,13,14,15)$	07
	(b)	Use Tabulation method & solve $\sum \ln (0,2,0,0) \cdot d(12,12,0)$	
Q.3	(a) (b)	Define SoP expressions. How do they differ from PoS? Explain the working of a master slave JK Flip flop.	07 07
Q.3	(a) (b)	OR Explain the working of a D FF and a T FF using truth table. Use Kmap & solve $\sum m (0,2,6,8)+d(12,13,14,15)$. Write answer in SoP and PoS forms.	07 07
Q.4	(a) (b)	Explain a 4 bit ripple counter using timing diagrams. Design a synchronous counter that goes 0,2,3,7,0,2,3, OR	07 07
Q.4 Q.4	(a) (b)	Explain the working of a BCD ripple counter.	07 07
Q.5	(a) (b)	at the property one of them in details.	07 07
Q.5	(a) (b	Explain Processor units. Differentiate ROM and PLA units.	07 07
