## GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III (OLD) EXAMINATION - WINTER 2018

Subject Code:130701 Date:22/11/2018

**Subject Name: Digital Logic Design** 

Time:10:30 AM TO 01:00 PM **Total Marks: 70** 

**Instructions:** 

1. Attempt all questions.

8:1 MUX.

- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- 0.1 (a) With neat logical diagram & truth table explain all the basic gates including 07 NAND, NOR, EX-OR, EX-NOR gate. **(b)** Convert  $(4BAC)_{16} = (\underline{\phantom{a}})_8 = (\underline{\phantom{a}})_4 = (\underline{\phantom{a}})_2 = (\underline{\phantom{a}})_{10}$ 07 State and prove Demorgan's theorem. **Q.2** 07 Simplify the following Boolean function using k-map 07  $F(w, x, y, z) = \Sigma m (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$  $F(x, y, z) = \Sigma m(0, 1, 3, 4, 5, 7)$ (ii) OR **(b)** Design a full adder circuit using two half adders & gates. 07 Simplify following Boolean function by using the tabulation method 07 **Q.3** (a)  $F(w, x, y, z) = \Sigma m(0, 1, 2, 8, 10, 11, 14, 15)$ **(b)** Using the law of Boolean algebra prove that 07 (i) AB + BC + A'C = AB + A'C(ii) A [B + C (AB + AC)'] = AB. OR (a) Design and explain a logic diagram of 3 to 8 Decoder. **07** Q.3Design and explain 4 x 1 Multiplexer. **(b) 07** Draw & explain T Flip Flop & D Flip Flop. 07 **Q.4**

OR

Realize the expression F (A, B, C, D) =  $\Sigma$  m (4, 6, 7, 8, 9, 12, 14, 15) using an

- **Q.4** (a) Write a note on Binary Ripple Counter. 07
  - Explain JK Flip Flop with its characteristic table. 07
- Write a short on Hard Wire Control. Q.5 (a) 07
  - Design a circuit for Binary to Gray code conversion. **(b)**

- Explain Macro Operation v/s Micro Operation. Q.5 (a) 07 07
  - (b) Implement Full Subtractor circuit with the help of Decoder & logic gates.

\*\*\*\*\*

07

07