## **GUJARAT TECHNOLOGICAL UNIVERSITY**

		BE - SEMESTER-IV (NEW) EXAMINATION – WINTER 2018	
Subj	ject	Code:2140707 Date:05	/12/2018
Subi	ect	Name:Computer Organization	
Time: 02:30 PM TO 05:00 PM Total Marks			larks: 70
Instru			
		Attempt all questions.	
	2.	Make suitable assumptions wherever necessary.	
	3.	Figures to the right indicate full marks.	
			MARKS
Q.1	(a)	Represent (8620) <sub>10</sub> in (1) binary (2) Excess-3 code and (3) 2421 code.	03
_	<b>(b)</b>	Explain 4-bit adder-subtractor with diagram.	04
	(c)	Explain four types of instruction formats.	07
Q.2	(a)	Explain selective set, selective complement and selective clear.	03
	<b>(b)</b>	Explain error detection with odd parity bit.	04
	(c)	Draw the block diagram of 4-bit arithmetic circuit and explain it in detail.	07
		OR	
	(c)		07
<b>Q.3</b>	(a)		03
	<b>(b)</b>		04
	(c)		07
		OR	
<b>Q.3</b>	(a)	<u> </u>	03
	<b>(b)</b>		04
	(c)		07
<b>Q.4</b>	(a)		03
	<b>(b)</b>		04
	(c)	Write an assembly program to multiply two positive numbers.  OR	07
<b>Q.4</b>	(a)	Write brief note on RISC.	03
	<b>(b)</b>	Explain Booth Multiplication Algorithm.	04
	(c)	Write an assembly program to add 10 numbers from memory.	07
Q.5	(a)	Describe SIMD array processor.	03
	<b>(b)</b>	Explain BCD adder in brief.	04
	(c)		07
		address map of RAM and ROM.	
<u> </u>	, .	OR	2.2
Q.5	(a)	S .	03
	<i>(</i> 3.)	1) Data dependency 2) Pseudo instruction 3) Effective address	0.4
	<b>(b)</b>	Explain Daisy chain priority interrupt.	04

\*\*\*\*\*

(c) Discuss associative mapping and direct mapping in organization of cache

memory.

**07**