Seat No.:	Enrolment No
-----------	--------------

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VI (NEW) - EXAMINATION - SUMMER 2017

Subject Code: 2160909 Date: 08/05/2017

Subject Name: Advance Microcontrollers

Time: 10:30 AM to 01:00 PM Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Q.1		Short Questions	14	
	1	In STM32F4XX the main system consist ofbit.		
	2	What is maximum internal AHB clock frequency?		
	3	What do you mean by NVIC in STM32F4XX?		
	4	SPI is a SynchronousInterface.		
	5	Bus arbitration available in which of the following protocol? (a) SPI (b) I2C		
	6	High speed output mode available in timer.		
	7	In cortex M Processor ISA means		
	8	During and just after reset, the I/O ports of STM32F4XX configured in output analog mode? True or false?		
	9	Thumb-2 Technology in Cortex-M processors instructions? (a) Support only 16-bit (b) Support only 32-bit		
		(c) Supports mixture of 16 bit & 32 bit		
	10	What is the function of GPIOx_MODER register?		
	11			
		activated or not depending on the value in the register.		
	12	PWM mode in PCA timer can be activated by setting the bits of MATn and		
		TOGn in CCAPMn register? True or False?		
	13	,		
	14	Which module of PCA timer can be programmed as watchdog timer?		
Q.2	(a)	Explain PCA module 4 as Watchdog timer.	03	
	(b)	• • •		
	(c)	Using PCA timer in PWM mode, write 'C' code to generate wave of 75% duty cycle.	07	
		OR		
0.3	(c)	With the help of CMOD and CCON registers explain PCA timer.	07	
Q.3	(a) (b)	Draw master-slave SPI protocol and explain associated signals. Explain the PWM mode of PCA timer.	03 04	
	(c)	Explain the I2C protocol in detail.	07	
	(-)	OR		
Q.3	(a)	Explain the CCAPMn register in PCA timer of P89V51RD2.	03	
	(b)	Draw PCA interrupt system of P89V51RD2.	04	
\cap 4	(c)	Explain the NVIC operation exception entry and exit of STM32F4XX.	07	
Q.4	(a) (b)	Discuss I-bus, D-bus and S-bus in STM32F4XX. Explain tail chaining in cortex M processors.	03 04	
	(c)	Explain the comparison of round robin and round robin with interrupt software	07	
	(0)	architecture in detail.	0,	

OR

Q.4	(a)	Compare Von Neumann and Harvard architecture.	03
	(b)	Explain multi-AHB bus matrix in STM32F4XX.	04
	(c)	Explain the bit banding technique in cortex M processors.	07
Q.5	(a)	Explain the main feature of TIM6 & TIM7 in STM32F4XX.	03
	(b)	Draw & explain the input configuration of GPIO in STM32F4XX.	04
	(c)	Explain the 3-stage pipelining in cortex CPU.	07
		OR	
Q.5	(a)	Explain the control registers of TIM6 & TIM7 in STM32F4XX.	03
	(b)	What do you mean by enumerator?	04
	(c)	Explain the feature of GPIO in detail.	07
