Seat No.: _____ Enrolment No.____

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VI (NEW) - EXAMINATION - SUMMER 2018

Subject Code: 2160909 Date: 08/05/2018

Subject Name: Advance Microcontrollers

Time: 10:30 AM to 01:00 PM Total Marks: 70

Instructions:

1. Attempt all questions.

- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

(a)	Compare Von Neumann and Harvard architecture.	03
(b)	Discuss about enumerator.	04
(c)	Interface 8051 to external ROM and RAM and explain how 8051 access them?	07
(a)	List the advantages of Thumb-2 instruction set technology.	03
(b)	Write features of STM32F4xx.	04
(c)	Discuss about the concept of SPI and I2C communication protocols for microcontrollers.	07
	OR	
(c)	Draw and explain block diagram of MPC 3304(ADC).	07
(a)	Why the watchdog timer is necessary for any embedded system? Give its reasons.	03
(b)	Give the significance of C compiler, Debugger, Assembler and Flash programmer.	04
(c)	Explain Bit-Banding technique with suitable example.	07
	OR	
(a)	Differentiate ISP (In System Programming) and IAP (In Application Programming).	03
(b)	Explain multi-AHB bus matrix in STM32F4xx.	04
(c)	What do you mean by pipelining? Explain 3-stage pipelining architecture in Cortex CPU.	07
(a)	Explain the sources of STM32 system reset.	03
, ,		04
(c)	Which are the different modes of operation of PCA timer? Explain any one with	07
	*	
(a)		03
		03
		07
(C)	Explain the system are intecture of 51W52.	U1
(a)	Compare CISC and RISC architecture.	03
(b)	Write a note on the programmer's model of The Cortex-M0.	04
(c)	•	07
(a)		03
		03
		07
	(b) (c) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	 (b) Discuss about enumerator. (c) Interface 8051 to external ROM and RAM and explain how 8051 access them? (a) List the advantages of Thumb-2 instruction set technology. (b) Write features of STM32F4xx. (c) Discuss about the concept of SPI and I2C communication protocols for microcontrollers. OR (c) Draw and explain block diagram of MPC 3304(ADC). (a) Why the watchdog timer is necessary for any embedded system? Give its reasons. (b) Give the significance of C compiler, Debugger, Assembler and Flash programmer. (c) Explain Bit-Banding technique with suitable example. OR (a) Differentiate ISP (In System Programming) and IAP (In Application Programming). (b) Explain multi-AHB bus matrix in STM32F4xx. (c) What do you mean by pipelining? Explain 3-stage pipelining architecture in Cortex CPU. (a) Explain the sources of STM32 system reset. (b) Enlist features of P89V51RD2. (c) Which are the different modes of operation of PCA timer? Explain any one with suitable example. OR (a) Write a short note on CCON register in PCA timer. (b) Explain the concept of PUSH and POP operation in the Cortex M processors. (c) Explain the system architecture of STM32. (a) Compare CISC and RISC architecture. (b) Write a note on the programmer's model of The Cortex-M0. (c) Explain features and functional description of TIM 6 & TIM 7 basic timers. OR (a) Explain the concept of memory segmentation in Cortex processor. (b) What do you mean by exceptions? What are the sources of exceptions?
