Seat No.: _____ Enrolment No.____ **GUJARAT TECHNOLOGICAL UNIVERSITY** BE - SEMESTER-VI(NEW) - EXAMINATION - SUMMER 2019 **Subject Code:2160909** Date: 21/05/2019 **Subject Name: Advance Microcontrollers** Time: 10:30 AM TO 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Explain CMOD and CCON registers in PCA timer. O.1 (a) 03 Enlist features of P89V51RD2. **(b)** 04 (c) Explain the feature of GPIO in STM32F4xx. 07 O.2 (a) Discuss I-bus, D-bus and S-bus in STM32F4XX. 03 **(b)** Explain the SPI control & SPI status registers in P89V51RD2. 04 Explain the round robin with interrupt architecture. (c) 07 Discuss the concept of PCA timer and explain capture mode of PCA timer. (c) 07 Q.3(a) Explain the main feature of TIM6 & TIM7 in STM32F4XX. 03 What is interrupt pre-emption in cortex-M Processor family? 04 **(b)** Explain the NVIC operation exception entry and exit of STM32F4XX. 07 (c) OR Explain GPIO port mode register (GPIOx MODER). 0.3 03 (a) **(b)** Explain tail chaining in cortex M processors. 04 Explain Thumb 2 Instruction set of ARM CORTEX. 07 (c) Compare Von Neumann and Harvard architecture. 0.4 (a) 03 Explain the bit banding technique in cortex M processors. **(b)** 04 Explain the 3-stage pipelining in cortex CPU. **07** (c) What do you mean by enumerator? O.4 (a) 03 Draw & explain the input configuration of GPIO in STM32F4XX. **(b)** 04 Explain high speed output toggle mode of PCA timer. 07 (c) Describe the importance of watchdog timer in embedded system. 0.5 (a) 03 **(b)** Draw master-slave SPI protocol and explain associated signals. 04 Draw and explain Multi-AHB bus matrix. (c) 07 Q.5 (a) Explain the systick timer in ARM CORTEX. 03 **(b)** Draw PCA interrupt system of P89V51RD2. 04 (c) Discuss about the concept of I2C communication protocol. 07
