Seat No.: \_\_\_\_\_ Enrolment No.\_\_\_\_

## GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VI (NEW) - EXAMINATION - SUMMER 2018

Subject Code:2160709 Date:08/05/2018

Subject Name: Embedded & VLSI Design

Time:10:30 AM to 01:00 PM Total Marks: 70

**Instructions:** 

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

Q.1	(a) (b)	Classify Embedded system along with their applications. Explain depletion region for MOS system under external bias.	03 04
	(c)	What is EDLC? Explain different phases of Embedded product	07
		Development life cycle.	
<b>Q.2</b>	(a)	Classify Embedded system memories.	03
	<b>(b)</b>	Explain watch dog timer and real time clock in brief.	04
	(c)	Explain the fundamental issues of hardware software co-design in brief.	07
OR			
	(c)	Explain VLSI design flow using Y chart.	<b>07</b>
<b>Q.3</b>	(a)	What do you mean by sensors and actuators?	03
	<b>(b)</b>	Explain the concept of regularity and modularity in brief.	04
	<b>(c)</b>	Explain fabrication steps of nMOS transistor in detail with necessary diagrams.	07
		OR	
<b>Q.3</b>	(a)	What do you mean by RISC processor? Explain in brief.	03
	<b>(b)</b>	Explain semicustom design style in brief.	04
	(c)	Explain operation of MOS transistor with different operation modes in detail	07
<b>Q.4</b>	(a)	Explain the operation of two input depletion load NOR gate.	03
	<b>(b)</b>	Explain CMOS inverter operation in brief.	04
	(c)	Explain resistive load inverter and derive its critical voltage points  OR	07
<b>Q.4</b>	(a)	Explain controllability and observability.	03
	<b>(b)</b>	Explain CMOS D-latch in brief.	04
	<b>(c)</b>	Explain operation of CMOS transmission gates (TGs) in detail.	07
Q.5	(a)	What is UML (unified modeling language). Explain in brief.	03
	<b>(b)</b>	Explain on chip clock generation and distribution in brief.	04
	(c)	What is the need for voltage bootstrapping? Explain dynamic voltage	<b>07</b>
		bootstrapping circuit with necessary mathematical analysis.	
0.5	( )	OR	0.2
Q.5	(a)	What is significance of threshold voltage in MOS transistor? Write	03
	<b>(b)</b>	expression of threshold voltage.  Explain Ad Hoc testable design techniques in very brief.	04
	(b) (c)	Explain NAND gate using CMOS realization, pass transistor and	04 07
	(6)	Complementary pass transistor realization.	07
		complementary pass transfer reunzation.	

\*\*\*\*\*