Seat No.: Enrolment No.

Seat N	ю.:	Enrolment No.	
		GUJARAT TECHNOLOGICAL UNIVERSITY	
		BE - SEMESTER-VI(NEW) - EXAMINATION - SUMMER 2019	
Subi		ode:2160709 Date:21/05/2	2010
-			2017
•		ame:Embedded & VLSI Design	
Time	:10:3	30 AM TO 01:00 PM Total Mark	s: 70
Instru			
		Attempt all questions.	
		Make suitable assumptions wherever necessary.	
	3. F	Figures to the right indicate full marks.	
0.1	(.)		02
Q.1	(a)	Give classifications of embedded systems in brief.	03
		Explain depletion region of nMOS.	04
	(c)	What is EDLC? Explain different phases of Embedded product	07
0.4	()	Development life cycle.	0.2
Q.2	(a)	Explain Embedded firmware.	03
	(b)		04
	(c)	Explain the fundamental issues of hardware software co-design in	07
		brief.	
		OR	0=
0.0	(c)	Explain overview of VLSI design methodologies.	07
Q.3	(a)	What do you mean by sensors and actuators?	03
	(b)	Explain the concept of modularity and locality in brief.	04
	(c)	Explain fabrication steps of nMOS in detial	07
		OR	0.0
Q.3	(a)	What do you mean by RISC processor? Explain in brief.	03
	(b)	Compare full custom and semi custom design.	04
	(c)	What is GCA (Gradual Channel approximation)? Derive current	07
		voltage equations of MOS transistor.	
Q.4	(a)	Explain the operation of two-input depletion load NOR gate.	03
	(b)	Explain operation of CMOS inverter.	04
	(c)	Explain resistive load inverter and derive its critical voltage points	07
		OR	
Q.4	(a)	Explain controllability and observability.	03
	(b)	Explain behavior of bistable elements in brief	04
	(c)	Explain operation of CMOS transmission gates (TGs) in detail.	07
0.5	()		0.2
Q.5	(a)	What is UML (unified modeling language). Explain in brief.	03
	(b)	Explain clock generation and distribution techniques.	04
	(c)	What is the need for voltage bootstrapping? Explain dynamic voltage	07
		bootstrapping circuit with necessary mathematical analysis.	
<u> </u>	6.3	OR	0.2
Q.5	(a)	What is significance of threshold voltage in MOS transistor? Write	03
	(1.)	expression of threshold voltage.	Λ4
	(b)	Explain Built in self test (BIST) method in detail.	04

(c) Explain NAND gate using CMOS realization, pass transistor and

Complementary pass transistor realization.

07