Seat No.: \_\_\_\_\_

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE - SEMESTER-VI (NEW) EXAMINATION - WINTER 2017** 

Subject Code: 2160709		Code: 2160709 Date: 20/11/20	Date: 20/11/2017	
			otal Marks: 70	
Instru	1. 2.	s: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a) (b) (c)	Explain VLSI Design flow using Y-chart. Explain various types of Embedded system memories. Classify Embedded systems along with relevant examples.	03 04 07	
Q.2	(a) (b)	Discuss major application areas of an Embedded Systems.  Differentiate:  1. Microprocessor v/s Microcontroller 2. RISC v/s CISC	03 04	
	(c)	Derive equation of $V_{\text{IL}}$ and $V_{\text{IH}}$ for n-type MOSFET inverter with depletion type load.	07	
		OR		
0.0	(c)	Write a short note on Unified Modeling Language (UML).	07	
Q.3	(a)	What are the advantages of ion implantation over diffusion?	03	
	(b) (c)	Write I-V equation of P channel MOSFET for all Regions. What is EDLC? Explain different phases of Embedded Product Development Life Cycle.	04 07	
		OR		
Q.3	(a)	Explain switching power dissipation of CMOS inverter in brief.	03	
Q.O	(b)	Calculate the threshold voltage $V_{TO}$ at $V_{SB}=0$ , for a polysilicon gate n-channel MOS transistor, with the following parameters: substrate doping density $N_A=10^{16}~\rm cm^{-3}$ , polysilicon gate doping density $N_D=2~\rm x~10^{20}~\rm cm^{-3}$ , gate oxide thickness $t_{ox}=500~\rm \AA$ , and oxide-interface fixed charge density $N_{ox}=4~\rm x~10^{10}~\rm cm^{-2}$ .	04	
	(c)	Write down the steps with neat sketch for fabrication of CMOS.	<b>07</b>	
Q.4		Define: [1] Etching [2] Threshold Voltage [3] Metallization	03	
	<b>(b)</b>	Why nMOS is better than pMOS transistor?	04	
	(c)	Write down the steps with neat sketch for fabrication of nMOS.  OR	07	
Q.4	(a)	Explain the concept of MOSFET as a switch.	03	
	<b>(b)</b>	Write a short note on Built In Self-Test (BIST).	04	
	(c)	Explain the energy band diagram of MOS structure at surface inversion and derive the expression for the maximum possible depth of the depletion region.	07	
Q.5	(a)	Explain Latch up in brief.	03	
	(b)	Compare Static and Dynamic CMOS logic circuits.	04	
	(c)	Implement CMOS SR latch based on NAND gates.  OR	07	
Q.5	(a)	Define controllability and observability.	03	
Q.S	(b)	Explain Transmission Gate with example.	03	
	(c)	Discuss RACE problem in Dynamic logic structure.	07	
	. /	· · · · · · · · · · · · · · · · · · ·		

\*\*\*\*\*