Seat No.: _____

Enrolment No._____

GUJARAT TECHNOLOGICAL UNIVERSITY

MCA - SEMESTER-V • EXAMINATION - SUMMER • 2014

Subje	ect	Co	de: 650012 Date: 02-06-2014		
Subje	ect	Na	me: Software Development for Embedded Systems		
Time	: 1	0:30	0 am - 01:00 pm Total Marks: 70		
Instruc					
	1.		tempt all questions.		
	2.		Make suitable assumptions wherever necessary.		
	3.		gures to the right indicate full marks.		
0.1		(a)	1) What is a "market window" and why is it so important for products to	03	
Q.1		(a)	1) What is a "market window" and why is it so important for products to	US	
			reach the market early in this window? 2) What are the different entirpining design matrice involved in designing.	0.4	
			2) What are the different optimizing design metrics involved in designing	04	
		(b)	an embedded system? How are they competing with one another? 1) What is zero bice arran? Explain zero bice adjustment process in digital.	02	
		(b)	1) What is zero-bias error? Explain zero-bias adjustment process in digital	03	
			camera. 2) Define: Instruction set Simulator, Debugger, Emulator, and Device.	04	
			2) Define: Instruction-set Simulator, Debugger, Emulator, and Device	04	
			Programmer.		
0.2		(a)	What do you man by Darien Tachnalagy? In this context avalois ton	07	
Q.2		(a)	What do you mean by Design Technology? In this context explain top-	07	
		(b)	down design process and productivity improvers. With the help of neat diagram, describe Multiplexor, Adder, m Function	07	
		(b)		U/	
			ALU combinational components of embedded system. OR		
		(b)	Draw FSMD of single-purpose processor for GCD.	07	
		(D)	Draw 151vid of single-purpose processor for GCD.	U/	
Q.3		(a)	Explain in brief about Application Specific Instruction-Set Processors	07	
Q.S		(a)	(ASIP).	U1	
		(b)	Explain ADC (Analog to Digital Converter) with suitable example.	07	
		(0)	OR	07	
Q.3		(a)	Explain basic architecture of general purpose processor.	07	
Q.		(b)	What do you mean by timer, counter, range, resolution and prescaler?	07	
		(0)	Explain reaction timer.	07	
			Explain reaction times.		
0.4		(a)	Explain internal view of 4 X 4 RAM and 8 X 4 ROM with block diagram.	07	
۷٠٦		(b)	1) Describe Daisy-Chain arbitration.	03	
		(6)	2) Briefly describe I ² C bus structure.	04	
			OR	٠.	
Q.4		(a)	1) Write short note on cache write techniques.	03	
~ ··		(44)	2) Briefly describe three replacement policies normally employed during	04	
			cache memory operation.	-	
Q.4		(b)	Explain Microprocessor Interfacing using Interrupt-driven I/O.	07	
•		()		-	
Q.5		(a)	Explain PROM programmers and ROM Emulators for getting embedded	07	
		\ -/	software into the target system.		
		(b)	1) What are the objections of testing embedded system code on host	04	
		` /	systems?		
			2) List abilities of Instruction Set Simulator.	03	
			OR		
Q.5		(a)	Describe tool chain for building embedded system.	07	

(b) List Laboratory tools. Describe software-only monitors.

07